OTF	1 2 may be						
B. MAR	*		Application Serial Number	10/68	8,003		
BITTE	70 BSK		Filing Date	Octob	per 17, 2003		
A.	HADE		First Named Inventor	Hamr	mond		
	TRANSMITTA	\ T	Group Art Unit	2811			
		XL	Examiner Name	et Available			
	FORM		Attorney Docket No.	ASC-001C1			
		Patent No.		Not A	Not Applicable		
			Issue Date	Not A	applicable		
		ENC	CLOSURES (check all that apply)				
2	Fee Transmittal Form		Copy of Notice to File Missing Parts of Application		Notice of Appeal to Board of Patent Appeals and Interference		
:	☐ Check Attached ☐ Copy of Fee Transmittal Form		Formal Drawing(s)		Appeal Brief (in triplicate)		
	Amendment/Response		Request For Continued Examination (RCE)		Status Inquiry		
:	☐ Preliminary ☐ After Final ☐ Affidavits/declaration(s) ☐ Letter to Official ☐ Draftsperson including Drawings		Transmittal Power of Attorney (Revocation of Prior Powers)	⊠ ⊠	Return Receipt Postcard Certificate of First Class Mailing under 37 C.F.R. 1.8		
	[Total Sheets]		Terminal Disclaimer		Certificate of Facsimile Transmission under 37 C.F.R. 1.8		
	Petition for Extension of Time		Executed Declaration and Power of Attorney for Utility or Design Patent Application		Additional Enclosure(s) (please identify below)		
	Supplemental Information Disclosure Statement		Small Entity Statement				
	Form PTO-1449 Copies of IDS Citations B1-B8 and C5-C83		CD(s) for large table or computer program				
:	Certified Copy of Priority Document(s)		Amendment After Allowance				
	Sequence Listing submission Paper Copy/CD Computer Readable Copy Statement verifying identity of above		Request for Certificate of Correction Certificate of Correction (in duplicate)				

CORRESPONDENCE ADDRESS SIGNATURE BLOCK Respectfully submitted, Direct all correspondence to: Patent Administrator Testa, Hurwitz & Thibeault, LLP Date: February 23, 2004 Reg. No. 44,381 Natasha C. Us High Street Tower 125 High Street Boston, MA 02110 Tel. No.: (617) 310-8327 Attorney for Applicants Tel. No.: (617) 248-7000 Fax No.: (617) 248-7100 Testa, Hurwitz & Thibeault, LLP Fax No.: (617) 248-7100 High Street Tower

125 High Street Boston, MA 02110

3025025



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT(S):

Hammond et al.

SERIAL NO.:

10/688,003

GROUP NO.:

2811

FILING DATE:

October 17, 2003

EXAMINER:

Not Yet Assigned

TITLE:

BACK-BIASING TO POPULATE STRAINED LAYER QUANTUM

WELLS

CERTIFICATE OF FIRST CLASS MAILING UNDER 37 C.F.R. 1.8

I hereby certify that this correspondence, and any document(s) referred to as enclosed herein, is/are being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this 23¹⁰ day of February, 2004.

Emily/Walsh

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Submitted herewith are:

- 1. Transmittal Form (1 page);
- 2. Supplemental Information Disclosure Statement (2 pages);
- 3. Form PTO-1449 (7 pages);
- 4. Copies of Cited References B1-B8 and C5-C83;
- 5. Return Receipt Postcard.



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT(S):

Hammond et al.

SERIAL NO.:

10/688,003

GROUP NO.:

2811

FILING DATE:

October 17, 2003

EXAMINER:

Not Yet Assigned

TITLE:

BACK-BIASING TO POPULATE STRAINED LAYER QUANTUM

WELLS

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with the provisions of 37 C.F.R. 1.97 and 1.98, Applicants hereby make of record the patents and publications listed on the accompanying Form PTO-1449, and other information contained herein, for consideration by the Examiner in connection with the examination of the above-identified patent application. In accordance with the U.S. Patent Office's partial waiver of the requirement under 37 C.F.R. 1.98(a)(2)(i), only copies of the foreign patent documents and non-patent publications are enclosed.

REMARKS

In accordance with the provisions of 37 C.F.R. 1.97, this statement is being filed (CHECK ONE):

(1)	within three (3) months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. 1.53(d), or within three (3) months of the date of entry of the national stage as set forth in 37 C.F.R. 1.491 in an international application, or before the mailing of the first Office action on the merits, or before the mailing of a first Office action after the filing of a request for continued examination under 37 C.F.R. 1.114; or
(2)	after the period defined in (1) but before the mailing date of a final action or a notice of allowance under 37 C.F.R. 1.311, and
	the requisite Statement is below, OR
	the requisite fee under 37 C.F.R. 1.17(p), namely \$180.00, is included herein, or

Information Disclosure Statement Serial No. 10/688,003 Page 2 of 2



(3) after the mailing date of a final action or notice of allowance but before the payment of the issue fee, AND

the requisite Statement is below, AND

the requisite petition fee under 37 C.F.R. 1.17(p), namely \$180.00 is included herein.

It is respectfully requested that each of the patents and publications listed on the attached Form PTO-1449, and other information contained herein, be made of record in this application.

Applicants believe that no fees are due for this paper to be entered and considered, but the Commissioner is hereby authorized to charge Deposit Account No. 20-0531 for any required fees that may be due.

Respectfully submitted,

Date: February 23, 2004

Reg. No. 44,381

Tel. No.: (617) 310-8327 Fax No.: (617) 248-7100

3025041

Natasha C. Us

Attorney for Applicants

Testa, Hurwitz & Thibeault, LLP

High Street Tower 125 High Street

Boston, Massachusetts 02110



PORM PTO - 1449

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO.: ASC-001C1

APPLICANT(S): Hammond et al.

SERIAL NO.: 10/688,003

FILING DATE: October 17, 2003

GROUP: 2811

U.S. PATENT DOCUMENTS

EXAM. INIT.		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	A13	2002/0008289	01/24/2002	Murota et al.			
	A14	2002/0030203	03/14/2002	Fitzgerald			
	A15	2002/0104993	08/08/2002	Fitzgerald et al.			
,	A16	2002/0123167	09/05/2002	Fitzgerald			
	A17	2002/0123183	09/05/2002	Fitzgerald			
	A18	2002/0125497	09/12/2002	Fitzgerald			
	A19	2003/0013323	01/16/2003	Hammond et al.			
	A20	2003/0052406	03/20/2003	Lochtefeld et al.			
	A21	2003/0077867	04/24/2003	Fitzgerald			
	A22	2003/0102498	06/05/2003	Braithwaite et al.			-
	A23	2003/0207571	11/06/2003	Fitzgerald et al.			04/23/2003
	A24	4,212,019	07/08/1980	Wataze et al.			
	A25	4,771,013	09/13/1988	Curran			
	A26	5,101,254	03/31/1992	Hamana			
	A27	5,244,749	09/14/1993	Bean et al.			
	A28	5,331,185	07/19/1994	Kuwata			
	A29	5,461,245	10/24/1995	Gribnikov et al.			
	A30	5,548,138	08/20/1996	Tanimoto et al.			
	A31	5,739,567	04/14/1998	Wong			
	A32	5,780,922	07/14/1998	Mishra et al.			
•	A33	5,789,799	08/04/1998	Voinigescu et al.			
	A34	5,898,342	04/27/1999	Bell			
EXAM	INER		1	DATE CON	NSIDERED	. L	

FORM PTO - 1449

EXAMINER

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO.: ASC-001C1

APPLICANT(S): Hammond et al.

SERIAL NO.: 10/688,003

DATE CONSIDERED

FILING DATE: October 17, 2003

					GROUP: 2811					
		<u>.</u>	U.S.	PATENT	DOCUMI	ENTS				
, , , , , , , , , , , , , , , , , , ,		NAME	NAME			1		ING DATE II ROPRIATE		
	A35	6,052,380	04/18/2000	Bell						
	A36	6,111,267	08/29/2000	Fischer et	al.					
	A37	6,111,367	08/29/2000	Asano et a	l.					
	A38	6,140,687	10/31/2000	Shimomur	a et al.					
	A39	6,160,274	12/12/2000	Folkes						
	A40	6,271,726	08/07/2001	Fransis et	al.	-				
	A41	6,555,839	04/29/2003	Fitzgerald						
	A42	6,583,015	06/24/2003	Fitzgerald	et al.					
·	A43	6,593,191	07/15/2003	Fitzgerald		-				
	A44	6,593,641	07/15/2003	Fitzgerald				_		·
	A45	6,646,322	11/11/2003	Fitzgerald					07/1	6/2001
			FOREI	GN PATE	NT DOCU	MENTS				
EXAM. INIT.		DOCUMENT NUMBER	DATE	COUNTRY CODE	CLASS	SUB CLASS	FILING DATE	ABSTRACT ONLY		ENGLISH LANG (Y/N)
	BI	01/93338 A1	12/06/2001	WO				N		Y
	B2	02/13262 A2	02/14/2002	WO				N		Y
	B3	02/071488 A1	09/12/2002	WO				N		Y
	B4	02/071491 A1	09/12/2002	WO				N		Y
	B5	02/071493 A2	09/12/2002	wo				N		Y
	B6	02/071495 A1	09/12/2002	wo				N		Y
	B7	02/103760 A2	12/27/2002	WO				N		Y
	B8	03/015138 A2	02/20/2003	WO				N		Y

ATTORNEY DOCKET NO.: ASC-001C1 **FORM PTO - 1449** APPLICANT(S): Hammond et al. SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT SERIAL NO.: 10/688,003 FILING DATE: October 17, 2003 GROUP: 2811 OTHER ART, JOURNAL ARTICLES, ETC. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) EXAM. INIT. C5 Abidi et al., "Power-Conscious Design of Wireless Circuits and Systems," IEEE-2000, Vol. 88, Issue 10 (October 2000), pp. 1528-1545. Abou-Allam et al., "Impact of Technology Scaling on CMOS RF Devices and Circuits," IEEE 2000 Custom C6 Integration Circuits Conference, (2000), pp. 361-364. Aniel et al., "Low Temperature Analysis of 0.25 µm T-Gate Strained Si/Si0.55Ge0.45 N-MODFET's," IEEE, C7 Vol. 47, Issue 7 (July 2000), pp. 1477-1483. Ansley et al., "Based Profile Optimization for Minimum Noise Figure in Advanced UHV/CVD SiGe HBTs," C8 IEEE Transactions on Microwave Theory and Techniques, Vol. 46, No. 5 (May 1998), pp. 653-660. Armstrong et al., "Technology for SiGe Heterostructure-Based CMOS Device," PhD Thesis, Massachusetts C9 Institute of Technology, 1999, pp. 1-154. Assaderaghi et al., "Current Status of Technology, Modeling, Design, and the Outlook for the 0.1 µM C10 Generation," IEEE International SOI Conference 2000, (October 2000), pp. 6-9. Borovitskaya et al., "On Theory of 1/F Noise in Semiconductors," Solid-State Electronics, Vol. 45, Issue 7 CII (July 2001), pp. 1067-1069. Brouk et al., "Dimensional Effects in CMOS Photodiodes," Solid-State Electronics, Vol. 46, Issue 1 C12 (January 2002), pp. 19-28. Chatterjee et al., "SUM-100NM Gate Length Metal Gate NMOS Transistors Fabricated by a Replacement C13 Gate Process," IEEE, (1997), pp.1-4. Chen et al., "High-Performance Fully-Depleted SOI RF CMOS," IEEE Electron Device Letters, Vol. 23, C14 Issue 1 (January 2002), pp. 52-54. Chen et al., "Impact of Intrinsic Channel Resistance on Noise Performance of CMOS LNA," IEEE Electron C15 Device Letters, Vol. 23, Issue 1 (January 2002), pp. 34-36. Chew et al., "Driving CMOS into the Wireless Communications Arena with Technology Scaling," IEEE C16 2001 Custom Integrated Circuits Conference, (2001), pp. 571-574. Choi et al., "A Low Noise On-Chip Matched MMIC LNA of 0.76DB Noise Figure at 5 GHz for High Speed C17 Wireless LAN Applications," IEEE - GaAs IC Symposium, (2000), pp. 143-146. Choi et al., "Low Noise PHEMT and its MMIC LNA Implementation for C-Band Applications," IEEE C18 2000 Conference on Microwave and Millimeter Wave Technology Proceedings, (2000), pp. 56-59. Cressler et al., "SiGe HBT Technology: A New Contender for Si-Based RF and Microwave Circuit C19 Applications," IEEE Transactions on Microwave Theory and Techniques, Vol. 46, Issue 5 (May 1998), pp. Cressler et al., "Silicon-Germanium Heterojunction Bipolar Technology: The Next Leap in Silicon?" IEEE C20 International Solid-State Circuits Technology, (1994), pp. 24-27. Enciso-Aguilar et al., "De-Embedded Ultra-Low Noise 0.1 µM Gate Length Ge/Si0.4Ge0.6 P-Modfet," IEEE C21 - Electron Device Letters, Vol. 37, Issue 24 (November 22, 2001), pp. 1478-1479. DATE CONSIDERED **EXAMINER**

ATTORNEY DOCKET NO.: ASC-001C1 **FORM PTO - 1449** APPLICANT(S): Hammond et al. SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT SERIAL NO.: 10/688,003 FILING DATE: October 17, 2003 GROUP: 2811 OTHER ART, JOURNAL ARTICLES, ETC. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) EXAM. INIT. Enciso-Aguilar et al., "0.3DB Minimum Noise Figure at 25 GHz of 0.13 μM Si/Si0.58Ge0.42 N-C22 MODFETS," IEEE - Electron Device Letters, Vol. 37, Issue 17 (August 16, 2001), pp. 1089-1090. Fobelets et al., "Si: SiGe Modfet Current Mirror," IEEE Electron Device Letters, Vol. 34, Issue 22 (October 29, 1998), pp. 2076-2077. Frank et al., "Device Scaling Limits of Si MOSFETS and their Application Dependencies," IEEE C24 Proceedings, Vol. 89, Issue 3 (March 2001), pp. 259-288. Gilbert et al., "Analog at Milepost 2000: A Personal Perspective," IEEE-2001, Vol. 89, Issue 3 (March C25 2001), pp. 289-304. Gray et al., "Analysis and Design of Analog Integrated Circuits," John Wiley & Sons Publishing Co., Second C26 Edition (1984), pp. 604-688. C27 Harame et al., "Optimization of SiGe HBT Technology for High Speed Analog and Mixed Signal Applications," IEEE-IEDM 93 Conference, (December 1993), pp. 71-73. Harame et al., "Si/SiGe Epitaxial-Base Transistors Part II: Process Integration and Analog Applications," C28 IEEE Transactions on Electron Devices, Vol. 42, Issue 3 (March 1995), pp. 469-482. Horstmann et al., "1/f Noise of Sub-100 nm-MOS-Transistors Fabricated by a Special Deposition and C29 Etchback Technique," Microelectronic Engineering, Vol. 53 (2000), pp. 213-216. Huang et al., "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits," IEEE Journal of C30 Solid State Circuits, Vol. 33, Issue 7 (July 1998), pp. 1023-1036. Jain et al., "SiGe HBT for Application in Bicmos Technology II: Design, Technology and Performance," C31 Semiconductor Science and Technology, Vol. 16 (July 2001), pp. R67-R85. Kar et al., "Estimation of Hole Mobility in Strained Sil-xGex Buried Channel Heterostructure PMOSFET," C32 Solid State Electronics, Vol. 45, Issue 5 (May 2001), pp. 669-676. C33 Kim et al., "A Fully Integrated 1.9GHz CMOS Low-Noise Amplifier," IEEE Microwave and Guided Wave Letters, Vol. 8, Issue 8 (August 1998), pp. 293-295. Kim et al., "Novel RF Isolation Structures Using Porous Si," University of California, Los Angeles, CA, (2000), pp. 1-11. Klepser et al., "A 10 GHz SiGe BiCMOS Phase-Locked-Loop Frequency Synthesizer," IEEE 2001 Custom C35 Integrated Circuits Conference, (July 2001), pp. 567-570. Koester et al., "SiGe PMODFETs on Silicon-on-Sapphire Substrates with 116 GHz FMAX," IEEE Electron C36 Device Letters, Vol. 22, Issue 2 (February 2001), pp. 92-94. Konig et al., "SiGe HBTs and HFETs," Solid-State Electronics, Vol. 38, Issue 9 (September 1995), pp. C37 1595-1602. Kumar et al., "A SOI/CMOS/BJT Technology for Integrated Power Amplifiers Used in Wireless Transceiver C38 Applications," IEEE Electron Device Letters, Vol. 22, Issue 3 (March 2001), pp. 136-138. C39 Kumar et al., "Novel Isolation Structures for TFSOI Technology," IEEE Electron Device Letters, Vol. 22, Issue 9 (September 2001), pp. 435-437. DATE CONSIDERED EXAMINER

ATTORNEY DOCKET NO.: ASC-001C1 **FORM PTO - 1449** APPLICANT(S): Hammond et al. SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT SERIAL NO.: 10/688,003 FILING DATE: October 17, 2003 GROUP: 2811 OTHER ART, JOURNAL ARTICLES, ETC. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) EXAM. INIT. Lagnado et al., "RF Systems Based on Silicon-on-Sapphire Technology," IEEE - 2000 International SOI C40 Conference, (October 2000), pp. 32-33. Lagnado et al., "Silicon-on-Sapphire for RF Si Systems 2000" IEEE - 2000 Topical Meeting on Digest of C41 Papers, (2000), pp. 79-82. Lambert et al., "Low Frequency Noise Measurements of P-Channel Si1-xGex Mosfets," IEEE Transactions C42 on Electron Devices, Vol. 46, Issue 7 (July 1999), pp. 1484-1486. Larson et al., "Integrated Circuit Technology Options for RFIC's - Present Status and Future Directions," C43 IEEE Journal of Solid-State Circuits, Vol. 33, Issue 3 (March 1998), pp. 387-399. Larson et al., "Manufacturing Study of Yield and Performance Dependence on Gate Length for Submicron C44 Aniias-Gainas HEMT's," IEEE Transactions on Semiconductor Manufacturing, Vol. 6, No. 4 (November 1993), pp. 380-383. C45 Lee et al., "CMOS RF Integrated Circuits at 5 GHz and Beyond," IEEE Proceedings, Vol. 88, Issue 10 (October 2000), pp. 1560-1571. Lee et al., "Strained Ge Channel P-Type Metal Oxide Semiconductor Field-Effect Transistors Grown in Sil-C46 xGex/Si," Applied Physics Letters, Vol. 79, Issue 20 (November 12, 2001), pp. 3344-3346. Leitz et al., "Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs," Materials C47 Research Society Symposium, Vol. 686 (2002), pp. A3.10.1-A3.10.6. C48 Leitz et al., "Hole Mobility Enhancements in Strained Si/Si1-yGey P-type Metal-Oxide-Semiconductor Field-Effect Transistors Grown on Relaxed Sil-xGe (x<y) Virtual Substrates," Applied Physics Letters, Vol. 79, Issue 25 (December 17, 2001), pp. 4246-4248. Li et al., "A Comparison of CMOS and SiGe LNA's and Mixers for Wireless LAN Applications," IEEE C49 2001 Custom Integrated Circuits Conference, (2001), pp. 531-534. Lu et al., "High Performance 0.15 µM Gate-Length P-Type SiGe MODFET's and MOS-MODFET's," IEEE C50 Transactions on Electron Device, Vol. 47, Issue 8 (August 2000), pp. 1645-1652. Lukyanchikova et al., "Noise Investigation of SiGe and Si nMOSFET's with Gate Oxide Grown by Low C51 Temperature Plasma Anodisation," IEEE - 2000 High Performance Electron Devices for Microwave and Optoelectronic Applications, (2000), pp. 14-19. Maeda et al., "Feasibility of 0.18 μ M SOI CMOS Technology Using Hybrid Trench Isolation with High C52 Resistivity Substrate for Embedded RF/Analog Applications," IEEE Transactions on Electron Devices, Vol. 48, Issue 9 (September 2001), pp. 2065-2073. Manku et al., "Microwave CMOS - Devices and Circuits," IEEE 1998 Custom Integrated Circuits C53 Conference, (May 1998), pp. 59-66. Manku et al., "RF Simulations and Physics of the Channel Noise Parameters Within MOS Transistors," C54 IEEE 1999 Custom Integrated Circuits Conference, (May 1999), pp. 369-372. Mathew et al., "Effect of Ge Profile on the Frequency Response of SiGe pFET on Sapphire Technology," C55 Office of Naval Research and IBM Research Division, pp. 130-131. EXAMINER DATE CONSIDERED

FORM PTO - 1449

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO.: ASC-001C1

APPLICANT(S): Hammond et al.

SERIAL NO.: 10/688,003

FILING DATE: October 17, 2003

GROUP: 2811

OTHER ART, JOURNAL ARTICLES, ETC.

EXAM. INIT.	OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication)					
	C56	Mathew et al., "Hole Confinement and Low-Frequency Noise in SiGe PFET's on Silicon-on-Sapphire," IEEE- Electron Device Letters, Vol. 20, Issue 4 (April 1999), pp. 173-175.				
	C57	Michelakis et al., "SiGe HMOSFET Differential Pair," <u>IEEE-2001 Circuits and Systems – ISCAS</u> <u>International Symposium</u> , (2001), pp. 1679-1682.				
	C58	Momose et al., "Ultrathin Gate Oxide CMOS with Nondoped Selective Epitaxial Si Channel Layer," <u>IEEE</u> <u>Transactions on Electron Devices</u> , Vol. 48, Issue 6 (June 2001), pp. 1136-1144.				
	C59	Nemirovsky et al., "1/f Noise in CMOS Transistors for Analog Applications," <u>IEEE Transactions on Electron Devices</u> , Vol. 48, Issue 5 (May 2001), pp. 921-927.				
	C60	Nishi et al., "Impact of New Materials, Changes in Physics and Continued ULSI Scaling on Failure Mechanisms and Analysis," IEEE 1999 7th 1PFA '99 Singapore, (August 1999), pp. 1-8.				
	C61	Niu et al., "Noise Modeling and SiGe Profile Design Tradeoffs for RF Applications," <u>IEEE Transactions on Electron Devices</u> , Vol. 47, Issue 11 (November 2000), pp. 2037-2044.				
	C62	Niu et al., "RF and Microwave Noise Optimization of UHV/CVD SiGe HBT's," <u>IEEE – 1999</u> <u>Bipolar/CiCMOS Circuits and Technology Meeting</u> , Vol. 1.2 (April 1999).				
	C63	Ohguro et al., "An 0.18 – μM CMOS for Mixed Digital and Analog Applications with Zero-Volt-Vth Epitaxial-Channel MOSFET's," Vol. 46, Issue 7 (July 1999), pp.1378-1383.				
_	C64	Ohmi <i>et al.</i> , "New Paradigm of Silicon Technology," <u>IEEE Proceedings</u> , Vol. 89, Issue 3 (March 2001), pp. 394-412.				
	C65	Okhonin <i>et al.</i> , "DC and Low-Frequency Noise Characteristics of SiGe P-Channel FET's Designed for 0.13- µM Technology," <u>IEEE Transactions on Electron Devices</u> , Vol. 46, Issue 7 (July 1999), pp. 1514-1517.				
	C66	Onodera et al., "Extremely Low-Noise Performance of GaAs MESFETs with Wide-Head T-Shaped Gate," IEEE Transactions on Electron Devices, Vol. 46, Issue 2 (February 1999), pp. 310-319.				
	C67	Onodera et al., "V-Band Monolithic Low-Noise Amplifiers Using Ion-Implanted N+ -Self-Aligned GaAs MESFETs," IEEE Microwave and Guided Wave Letters, Vol. 9, Issue 4 (April 1999), pp. 148-150.				
	C68	Park et al., "Body Bias Dependence of 1/F Noise in NMOS Transistors from Deep-Subthreshold to Strong Inversion," IEEE Transactions on Electron Devices, Vol. 48, Issue 5 (May 2001), pp. 999-1001.				
	C69	Pavlidis et al., "HBT vs. MESFET: What's Best and Why," GAAs Mantech, (1999), pp. 1-4.				
	C70	Pfeiffer et al., "Semiconductor 1/F Noise From Dynamic Coupling of Charge Carriers and Lattice," <u>Journal of Applied Physics</u> , Vol. 90, Issue 7 (October 1, 2001), pp. 3653-3655.				
	C71	Rhayem et al., "1/f Noise in Metal - Oxide - Semiconductor Transistor Biased in Weak Inversion," <u>Journal of Applied Physics</u> , Vol. 89, Issue 7 (April 1, 2001), pp. 4192-4194.				
	C72	Richey et al., "Scaling Issues and Ge Profile Optimization in Advanced UHV/CVD SiGe HBT's," <u>IEEE – 1996 Bipolar/BiCMOS Circuits and Technology Meeting</u> , (March 1996), pp. 19-22.				
EXAMI	VER	DATE CONSIDERED				

FORM PT	r O - 1	449	ATTORNEY DOCKET NO.: ASC-001C1				
			APPLICANT(S): Hammond et al.				
DISCLOS	URE	STATEMENT	SERIAL NO.: 10/688,003				
			FILING DATE: October 17, 2003				
			GROUP: 2811				
		OTHER ART, JOURN	AL ARTICLES, ETC.				
EXAM. INIT.	отн	e, Date, Relevant Pages, Place of Publication)					
	C73	Saito et al., "0.15-μM RF CMOS Technology Compatible with Logic CMOS for Low-Voltage Operation," IEEE Transactions on Electron Devices, Vol. 45, Issue 3 (March 1998), pp. 737-742.					
	C74						
	C75	Mixed-Signal ICS," IEEE 2001 Custom Integrated Circuits Conference, (July 2001), pp. 559-566.					
	C76						
	C77	Tenbroek <i>et al.</i> , "Self-Heating Effects in SOI MOSFETs and their Measurement by Small Signal Conductance Techniques," <u>IEEE Transactions on Electron Devices</u> , Vol. 43, Issue 12 (December 1996), pp. 2240-2248.					
	C78	Ueno <i>et al.</i> , "Evidence for an Additional Noise Source Modifying Conventional 1/f Frequency Dependence in SUB-μm Metal-Oxide-Semiconductor Field-Effect Transistors," <u>Applied Physics Letters</u> , Vol. 78, Issue 3 (January 15, 2001), pp. 380-382.					
	C79						
	C80						
	C81	Wesler <i>et al.</i> , "The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal Oxide Semiconductor Field-Effect Transistors," PhD Thesis, Stanford University, (1995), pp. 1-205.					
	C82						
	C83 Zhang <i>et al.</i> , "The Effects of Geometrical Scaling on the RF Performance of SiGe HBTs," <u>IEEE Conference</u> (January 2000), pp. 48-51.						
EXAMINI	ER		DATE CONSIDERED				